Am29C821/Am29C823 Am29C921/Am29C923

High-Performance CMOS Bus Interface Registers

DISTINCTIVE CHARACTERISTICS

- High-speed parallel positive edge-triggered registers with D-type flip-flops
 - CP-Y propagation delay = 8 ns typical
- Low standby power
- JEDEC FCT-compatible specs

- IOL = 24 mA, Commercial and Military
- Extra-wide (9- and 10-bit) data paths
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29C821 and Am29C823 CMOS Bus Interface Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800 registers are produced with AMD's exclusive CS-11 CMOS process, and feature typical propagation delays of 8 ns, as well as an output current drive of 24 mA.


The Am29C821 is a buffered, 10-bit version of the popular '374/'534 function. The Am29C823 is a 9-bit buffered

register with Clock Enable (EN) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C821 and Am29C823 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for CMOS registers with this pinout are the Am29C921 and Am29C923; their pinouts are shown later in this data sheet.


BLOCK DIAGRAMS

Am29C821



BD005471

Am29C823




BD005481


**Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29C821



Am29C823



FUNCTION TABLES

Am29C821

Inputs		internal	Outputs		
ŌĒ	ŌĒ D _I CP		Qi	Yi	Function
H	LH	†	H	Z Z	Hi-Z
L	J I	1 1	H	L H	Load

Am29C823

Inputs					Internal	Outputs	
ŌĒ	OE CLR EN Di		СР	Q _i	Yı	Function	
ΙI	HH	ا ا	L H	† †	H	Z Z	Hi-Z
ΗL	٦.	X X	X X	X X	ΗH	Z L	Clear
H	H	H	X X	X X	NC NC	Z NC	Hold
HHLL	* * * * *	L L L	L H L	† † †	H L H L	Z Z L H	Load

H = HIGH

L = LOW


X = Don't Care

NC = No Change t = LOW-to-HIGH Transition Z = High Impedance

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM29C821	PC, PCB, DC, DCB,					
AM29C823	DE, SC, JC, LC					
AM29C921	PC, PCB, DC, DCB,					
AM29C923	DE					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations							
AM29C821	/BLA. /BKA. /B3A						
AM29C823	78CA, 78KA, 783A						
AM29C921	/BLA						
AM29C923	/BLA						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C821/Am29C823

D_i Data Input (Input)

Di are the register data inputs.

CP Clock Pulse (Input, LOW-to-HIGH Transition) Clock Pulse is the clock input for the registers. Data is entered into the registers on the LOW-to-HIGH transitions.

Y_i Data Outputs (Output)

Y_i are the three-state outputs.

OE Output Enable (Input, Active LOW)

When the $\overline{\text{OE}}$ input is HIGH, the Y_i outputs are in the high-impedance state. When $\overline{\text{OE}}$ is LOW, the register data is present at the Y_i outputs.

Am29C823 only:

EN Clock Enable (Input, Active LOW)

When $\overline{\text{EN}}$ is LOW, data on the D_i inputs are transferred to the $\overline{\text{O}}_i$ outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the $\overline{\text{O}}_i$ outputs do not change state, regardless of the data or clock input transitions.

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal register is cleared. When CLR is LOW and OE is LOW, the $\overline{O_i}$ outputs are HiGH. When \overline{CLR} is HIGH, data can be entered into the register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Output Voltage0.5 V to V _{CC} + 0.5 V
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISink+48 mA (2 x IOL)
I _{Source} 30 mA (2 x I _{OH})
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)
Total DC Vcc Current (n x lon + m x lcct) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	. +4.5 V to +5.5 V
Military (M) and Extended Commercial	(E) Devices
Temperature (T _A)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Operating ranges define those limits functionality of the device is guaranteed	

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A. Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test	Conditions		Min.	Max.	Units
VOH	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					Volts
VOL	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} I _{OL} = 24 mA				0.5	Volts
ViH	Input HIGH Voltage	Guaranteed Input Logic Voltage for All Inputs (2.0		Volts		
VIL	Input LOW Voltage	Guaranteed Input Logic Voltage for All Inputs (0.8	Volts		
V _I	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18		-1.2	Volts		
 Կլ	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GND				-10	μΑ
410	mpar 2077 Carron	V _{CC} = 5.5 V, V _{IN} = 0.4		-5			
1 _{IH}	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V				5	μΑ
חוי	mpat riidiri dansiit	V _{CC} = 5.5 V, V _{IN} = 5.5 V				10	F*,
lozh	Output Off-State Current	Output Off-State Current VCC = 5.5 V, V ₀ = 5.5 V or 2.7 V (Note 3)				+10	μΑ
lozi	(High Impedance)	V _{CC} = 5.5 V, V ₀ = 0.4 V or GND (Note 3)				-10	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V ₀ = 0 V	V _{CC} = 5.5 V, V ₀ = 0 V (Note 4)				mA
1		V _{CC} = 5.5 V Outputs Open	V _{IN} = V _{CC} or GND	MIL		160	μΑ
loca				COM'L		120	
ICCT	Static Supply Current			Data Input		1.5	
		V _{IN} = 3.4 V		ÖE, CLR, CP, EN		3.0	mA/Bit
lccpt	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)		275	μΑ/MHz. Bit		

Notes: 1. n = number of outputs, m = number of inputs.

- 2. Input thresholds are tested in combination with other DC parameters or by correlation.
- 3. Off-state currents are only tested at worst-case conditions of Vour = 5.5 V or 0.0 V.
- Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITHCING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				COMMERCIAL		MILITARY		
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
фин	Propagation Delay Clock to Yi				12		14	ns
t _{PHL}	(OE = LOW)				12		14	ns
ts	Data to CP Setup Time			4		6		ns
tн	Data to CP Hold Time Enable (EN t_) to CP Setup Time			2		3		ns
ts				4		6		ns
ts	Enable (EN _) to CP Set	Enable (EN _) to CP Setup Time		4		6		ns
ч	Enable (EN) Hold Time	Enable (EN) Hold Time		2		3		ns
t _{PHL}	Propagation Delay, Clear to Yi		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		13		15	ns
TREC	Clear (CLR) to CP Setu	up Time		4		6		пв
^t PWH	Clock Pulse Width	HIGH		7		11		ns
t PWL	Clock Fulse Width	LOW		7		11		ns
tpwl.	Clear Pulse Width	LOW		7		11		ns
^t ZH	- · · - · - 				12		14	ns
^t ZL	Output Enable Time OE	Output Enable Time OE L to Yi			12		14	ns
tнz	Output Disable Time OE to Yi				12		14	ns
ЧZ					12	,	14	ns

^{*}See Test Circuit and Waveforms.